To support such irregular data access policies, the designs presented in [ 15 , 17 ] need a quite significant amount of on-chip BRAMs.
1
—
—
To support such irregular data access policies, the designs presented in [ 15 , 17 ] need a quite significant amount of on-chip BRAMs.